

Effects of $\text{ZrO}_2/\text{Al}_2\text{O}_3$ Gate-Stack on the Performance of Planar-Type InGaAs TFET

Dae-Hwan Ahn¹, Student Member, IEEE, Sang-Hee Yoon, Kimihiko Kato², Member, IEEE, Taiichirou Fukui, Mitsuru Takenaka³, Member, IEEE, and Shinichi Takagi, Member, IEEE

Abstract—We investigate the impact of gate-stack engineering using $\text{W}/\text{ZrO}_2/\text{Al}_2\text{O}_3$ on the performance of planar-type InGaAs tunneling field-effect transistors (TFETs). It is shown that 1-nm-thick capacitance equivalent thickness (CET) with low leakage current is achieved by using ZrO_2 with the dielectric constant of around 40 on $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$. On the other hand, the reduction of D_{it} by insertion of ALD 1–5 cycle Al_2O_3 interfacial layers (ILs) is found to be mandatory for obtaining TFET performance enhancement. The planar-type InGaAs TFETs using the $\text{ZrO}_2/\text{Al}_2\text{O}_3$ IL gate-stack with CET of 1 nm exhibit the minimum subthreshold swing ($S.S_{\min}$) of 55 mV/dec and I_{ON} of $0.88 \mu\text{A}/\mu\text{m}$ ($V_G - V_{OFF} = 0.5 \text{ V}$, $V_D = 0.2 \text{ V}$, and $I_{OFF} = 10 \text{ pA}/\mu\text{m}$). Furthermore, the $\text{ZrO}_2/\text{Al}_2\text{O}_3$ IL gate-stack is applied to the optimized $\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$ quantum well (QW) channel TFETs. The low $S.S_{\min}$ of 50 mV/dec and high I_{ON} of $1.2 \mu\text{A}/\mu\text{m}$ ($V_G - V_{OFF} = 0.5 \text{ V}$, $V_D = 0.2 \text{ V}$, $I_{OFF} = 10 \text{ pA}/\mu\text{m}$, and $\text{CET} = 1.1 \text{ nm}$) are demonstrated by combing the present ZrO_2 -based gate-stack with the optimum $\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$ QW channel structure.

Index Terms—InGaAs, ZrO_2 , quantum well (QW), tunnel field-effect transistor (TFET).

I. INTRODUCTION

TUNNEL field-effect transistor (TFET) is one of the most promising devices for ultralow power applications because of its steep subthreshold swing exceeding the MOSFET's thermal limits of 60 mV/dec at room temperature [1], [2]. For achieving high performance of TFETs, it is well known that a high gate controllability and abrupt tunneling junction with small and direct bandgap materials are generally important. Reported TFETs based on Si have suffered from the low on current (I_{ON}) and the sub-60 mV/dec subthreshold swing (S.S.) in an extremely low current level [3]–[5], suggesting that Si may not be an

appropriate material for TFETs due to the low band-to-band (BTB) probability caused by the indirect and large bandgap. Thus, narrow and direct bandgap materials such as III–V compound semiconductors (InGaAs, InAs, and GaSb) are regarded as a possible solution of the TFET channel materials to achieve high I_{ON} and low sub-60mV/dec S.S. in a useful current range [5]–[16].

Recently, it has been demonstrated that a nanowire InAs/InGaAsSb/GaSb vertical TFET exhibits the minimum subthreshold swing ($S.S_{\min}$) of 48 mV/dec and I_{ON} of $10 \mu\text{A}/\mu\text{m}$ ($V_{DD} = 0.3 \text{ V}$ and $I_{OFF} = 1 \text{ nA}$) [6]. A smaller effective bandgap obtained by using the type-II band structure such like InAs/GaSb as a tunneling junction can result in enhancement in the BTB tunneling efficiency [6]–[8]. However, this structure is not compatible with the standard complementary metal–oxide–semiconductor (CMOS) fabrication process.

On the other hand, the planar-type InGaAs TFETs with Zn diffused source, which are preferable in terms of compatibility with the CMOS process, have also realized the promising performance with $S.S_{\min}$ of 64 mV/dec and I_{ON} higher than $1 \mu\text{A}/\mu\text{m}$ at low drain voltage (V_D) of $0.15 V_D$ [11]. Here, the Zn diffusion into InGaAs from spin-on-glass (SOG), allowing to automatically realize a steep Zn profile with less defect generation, is employed to form the abrupt tunneling junction with reduced leakage currents. Moreover, TFETs using the high-In-content $\text{In}_x\text{Ga}_{1-x}\text{As}$, which boosts up the BTB tunneling current, have obtained the higher I_{ON} with increased I_{OFF} due to the reduced bandgap [11], [12]. In order to simultaneously realize the enhancement of the BTB tunneling current and suppression of the increase in I_{OFF} , the quantum well (QW) structure of $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}/\text{high-In-content In}_x\text{Ga}_{1-x}\text{As}/\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ has been proposed for a channel of planar-type InGaAs TFETs [13], [14]. The InGaAs QW TFET with 3-nm-thick $\text{In}_{0.67}\text{Ga}_{0.33}\text{As}$ have achieved the $S.S_{\min}$ of 54 mV/dec at capacitance equivalent thickness (CET) of 1.4 nm [15]. However, further improvements are still required to increase the current level in the V_g region, where S.S. is lower than 60 mV/dec in order to surpass the performance of CMOS under ultralow voltage operation.

Here, the increase in gate controllability by using gate-stacks with thinner equivalent oxide thickness (EOT) is an important direction to improve the TFET performance. Actually, the $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ TFETs using $\text{HfO}_2/\text{Al}_2\text{O}_3$ gate-stacks with CET of 1.4 and 1.3 nm have achieved $S.S_{\min}$ of 57 and 54 mV/dec, respectively [15], [16]. In this paper,

Manuscript received October 29, 2018; revised January 2, 2019; accepted January 26, 2019. Date of publication February 18, 2019; date of current version March 22, 2019. This work was supported by in part by JST-CREST Japan under Grant JPMJCR 1332 and in part by the Grant-in-Aid for Scientific Research through the MEXT under Grant 17H06148. The work of D.-H. Ahn was supported by Teijin Scholarship Foundation. The review of this paper was arranged by Editor J. Knoch. (Corresponding author: Dae-Hwan Ahn.)

The authors are with the Department of Electrical Engineering and Information Systems, University of Tokyo, Tokyo 113-8654, Japan (e-mail: daehwan23@mosfet.t.u-tokyo.ac.jp; kitte1357@mosfet.t.u-tokyo.ac.jp; kkato@mosfet.t.u-tokyo.ac.jp; tfukui@mosfet.t.u-tokyo.ac.jp; takenaka@mosfet.t.u-tokyo.ac.jp; takagi@mosfet.t.u-tokyo.ac.jp).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TED.2019.2897821




Fig. 1. Schematic structure and the fabrication process of an InGaAs TFET with a Zn diffused source.

EOT scaling of planar-type InGaAs TFET with maintaining superior MOS interface properties is further pursued by using ZrO₂ as one of the higher dielectric constant (k) gate insulators [17]–[20]. We also investigate the ZrO₂/InGaAs MOS interface properties and demonstrate the effectiveness of insertion of ultrathin Al₂O₃ between ZrO₂ and InGaAs on reduction in both interface state density (D_{it}) and CET. The impact of gate-stacks using ZrO₂ and Al₂O₃ interfacial layers (ILs) on the performance of planar-type InGaAs TFETs is examined quantitatively. Besides, steepness of Zn profiles in In_xGa_{1-x}As with different In contents (x) is evaluated to optimize the In content of In_xGa_{1-x}As QW. The optimized In_xGa_{1-x}As QW and gate-stack using ZrO₂ and Al₂O₃ ILs are combined to achieve the high performance.

II. DEVICE FABRICATION

A. In_{0.53}Ga_{0.47}As MOS Capacitor

n-In_{0.53}Ga_{0.47}As with an Si impurity concentration of 5×10^{15} cm⁻³ grown on an InP (001) substrate by metal organic vapor phase epitaxy (MOVPE) is used to fabricate an InGaAs MOS capacitor. After pretreatment using acetone for 1 min, a 29% NH₃ solution for 1 min and a (NH₄)₂S_x solution with 0.6%–1% S concentration for 5 min, ZrO₂ films are deposited on InGaAs by ALD (atomic layer deposition) using Zr[NCH₃C₂H₅]₄ and H₂O as precursors. The (1–5)-cycle Al₂O₃ ILs are introduced in order to modify the MOS interface properties. The 20-nm-thick W is sputtered as a gate metal, followed by evaporation of 100-nm-thick Al as a top contact pad. For a back contact pad, Al is deposited by thermal evaporation. Postmetal annealing (PMA) is performed at 350 °C for 10 s.

B. Planar-Type InGaAs TFET With Zn Diffused Source

Fig. 1 shows the schematic structure and the fabrication flow of a planar-type InGaAs TFET with a Zn diffused source. A 100-nm-thick In_{0.53}Ga_{0.47}As layer is grown on a semiinsulating InP (001) substrate by MOVPE. As a diffusion mask for selective Zn diffusion and a sacrificial layer for suppressing implantation damages, a 10-nm-thick Al₂O₃ film is deposited by ALD at 200 °C. Si ions implantation into the drain region is carried out with a dose of 2×10^{14} cm⁻³ and an acceleration energy of 15 keV. After etching Al₂O₃ on the source region, a Zn SOG film is coated by using a spin coater at 3750 r/min. The Zn SOG film is cured using




Fig. 2. (a) Deposition temperature dependence of ZrO₂ on In_{0.53}Ga_{0.47}As and (b) ZrO₂ thickness as a function of the ALD cycle number on InGaAs at 250 °C and (c) dielectric constant (k) of ZrO₂ on InGaAs at 250 °C.

a hot plate at 200 °C for 2 h. The selective Zn diffusion is driven by rapid thermal annealing at 500 °C for 1 min in N₂ gas ambient. The unreacted SOG film and the Al₂O₃ diffusion mask are removed by a diluted HF solution. In order to flatten the InGaAs surface after Zn diffusion, the sample is dipped into N,N-dimethylformamide at 150 °C for 2 h, followed by buffered HF cleaning for 10 min. Each device is isolated by selectively etching InGaAs with a mixture solution of H₃PO₄, H₂O₂, and H₂O. The pretreatment using acetone for 1 min, a 29% NH₃ solution for 1 min and a (NH₄)₂S_x solution with 0.6%–1% S concentration for 5 min is carried out to remove a native oxide and to passivate the surface with sulfur (S) atoms. The 1.9-nm-thick ZrO₂/(1, 2, and 3)-cycle Al₂O₃ films and 2.1-nm-thick ZrO₂/5-cycle Al₂O₃ with CET of 1.03, 1.0, 1.09, 1.17, and 1.56 nm, respectively, estimated from the InGaAs MOS capacitors, are deposited on InGaAs by ALD. The Al/W gate metal formation and PMA are the same as in the MOS capacitor fabrication. Finally, Ti/Pt is sputtered for the source/drain contact pads, after etching ZrO₂/Al₂O₃ layers on the source/drain regions by a diluted HF solution.

III. DEVICE CHARACTERISTICS AND DISCUSSION

Improvement in crystallinity of ZrO₂ is important for obtaining the high k value of ZrO₂. One of the most important factors for crystallinity of ALD ZrO₂ is the deposition temperature. Thus, the deposition temperature dependence of ZrO₂ on InGaAs is examined by using 5-nm-thick ZrO₂/InGaAs MOS capacitors with changing the deposition temperature from 150 °C to 300 °C. Fig. 2(a) shows C_{max} at $V_G = 1.5$ V of the 5-nm-thick ZrO₂/InGaAs MOS capacitors as a function of deposition temperature. It is found that C_{max} of the InGaAs MOS capacitor with ZrO₂ deposited at 250 °C is highest, meaning the highest permittivity of ZrO₂. Fig. 2(b)




Fig. 3. C - V curves of $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ MOSCAP with (a) 60-cycle- ZrO_2 (4.8 nm) and (b) 35-cycle- ZrO_2 (1.9 nm)/2-cycle- Al_2O_3 IL.

shows the ZrO_2 thickness as a function of the ALD cycle number on InGaAs at 250 °C, indicating the deposition rate of 0.09 nm/cycle and the incubation time of around 12 cycles. The k value of around 40 is obtained for ZrO_2 on InGaAs at ALD temperature of 250 °C, as shown in Fig. 2(c). This k value of ZrO_2 on InGaAs is slightly high in comparison with the previously reported k values of 30 ± 1 [17] and 32 [18], attributable to optimized ALD deposition temperature. Also, it has been reported for the Si MOS capacitors that the ZrO_2k value of 35 ± 2 [19] and 53 [20] can be achieved by improving the crystallinity of ZrO_2 film.

Fig. 3(a) shows the C - V curves of an Al/W/60-cycle- ZrO_2 (4.8 nm)/InGaAs MOS capacitor. The CET value of 1.03 nm is achieved at 1 MHz with the low gate leakage current of $6 \times 10^{-7} \text{ A/cm}^2$ at $V_G = V_{fb} + 1 \text{ V}$. However, the ZrO_2 /InGaAs direct interface exhibits the high-frequency dispersion in the accumulation region and large hump in the inversion region, suggesting the high interface trap density (D_{it}). The energy distributions of D_{it} for the ZrO_2 /InGaAs MOS capacitor without Al_2O_3 , evaluated by the conductance method, are shown in Fig. 4(a). The D_{it} of ZrO_2 /InGaAs is higher than $\sim 10^{13} \text{ eV}^{-1}\text{cm}^{-2}$, which is similar to the reported values [17], [18].

It is well known for HfO_2 gate-stack on InGaAs that the insertion of Al_2O_3 ILs between HfO_2 and InGaAs is effective for reduction in D_{it} , because the Al_2O_3 /InGaAs interface exhibits low D_{it} of $\sim 10^{12} \text{ eV}^{-1}\text{cm}^{-2}$ [21]–[24]. Thus, Al_2O_3 ILs only with a few cycle are introduced between ZrO_2 and InGaAs to reduce D_{it} with minimizing an increase in CET. Fig. 3(b) shows the C - V curves of an Al/W/35-cycle- ZrO_2 (1.9 nm)/2-cycle- Al_2O_3 /InGaAs MOS capacitor. Here, both the frequency dispersion in accumulation region and the hump in the inversion region are suppressed by inserting the Al_2O_3 IL, in comparison with the ZrO_2 /InGaAs direct interface. It is found in Fig. 4(a) that (1 to 5)-cycle- Al_2O_3 ILs can significantly decrease D_{it} at the ZrO_2 /InGaAs interface. The minimum D_{it} of $5 \times 10^{12} \text{ eV}^{-1}\text{cm}^{-2}$ and $3 \times 10^{12} \text{ eV}^{-1}\text{cm}^{-2}$ are obtained for the InGaAs MOS capacitors with ZrO_2 /1-cycle Al_2O_3 and ZrO_2 /2-to-5-cycle Al_2O_3 ILs, respectively. On the other hand, CET of the ZrO_2 / Al_2O_3 ILs/InGaAs MOS capacitors also rapidly increase because of the low- k Al_2O_3 layer in spite of the ultrathin thickness, as shown in Fig. 4(b). As a result, we can conclude that the two-cycle- Al_2O_3 is the optimal IL thickness for the ZrO_2 / InGaAs MOS interface in




Fig. 4. (a) D_{it} distributions of $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ MOSCAP with ZrO_2 /(0-to-5-cycle) Al_2O_3 IL. (b) CET versus Al_2O_3 IL cycle of $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ MOSCAPs with ZrO_2 / Al_2O_3 . (c) Comparison in the gate leakage current as a function of CET among Al_2O_3 (black), HfO_2 / Al_2O_3 (blue), ZrO_2 (pink), and ZrO_2 / Al_2O_3 (green) on InGaAs.

order to achieve low D_{it} with minimizing an increase in CET. The gate leakage current of ZrO_2 /InGaAs MOS capacitor is also examined. Fig. 4(c) shows the gate leakage current of ZrO_2 , HfO_2 , and Al_2O_3 on InGaAs as a function of CET. It is found that ZrO_2 / Al_2O_3 /InGaAs exhibits lower gate current in a thin CET region than HfO_2 / Al_2O_3 / InGaAs, attributed mainly to the higher k value (relative permittivity) of ZrO_2 than that of HfO_2 . Under the same CET value, ZrO_2 thickness can be thicker than that of HfO_2 , leading to the reduction in direct tunneling current. In addition, Goel *et al.* [17] have also pointed out that the conduction band offset between ZrO_2 and InGaAs can be higher than that between HfO_2 and InGaAs. This increase in the band offset for ZrO_2 can also decrease the direct tunneling current in comparison with HfO_2 under the same physical thickness.

Fig. 5(a) shows the source current (I_S)-($V_G - V_{OFF}$) characteristics of a Zn diffused InGaAs TFET with the ZrO_2 / Al_2O_3 gate-stack. The channel length (L_{ch}) and width (W) of TFETs is 15 and 90 μm , respectively. Here, V_{OFF} is the off voltage, defined as gate voltage at I_S of 10 $\text{pA}/\mu\text{m}$. Note that I_S is identical to I_D and gate leakage current (I_G) is lower than I_S , as shown in Fig. 5(a). The transfer characteristics of the InGaAs TFETs with the ZrO_2 gate-stack are greatly improved by inserting the Al_2O_3 ILs. The Zn-diffused-source InGaAs TFETs with ZrO_2 / Al_2O_3 ILs at CET of 1, 1.09, 1.17, and 1.56 nm exhibit I_{ON} of 0.88, 0.83, 0.64, and 0.68 $\mu\text{A}/\mu\text{m}$ ($V_G - V_{OFF} = 0.5 \text{ V}$, $V_D = 0.2 \text{ V}$, and $I_{OFF} = 10 \text{ pA}/\mu\text{m}$), which is higher than I_{ON} of 0.026 $\mu\text{A}/\mu\text{m}$ in the InGaAs TFET without Al_2O_3 ILs, whose CET is 1.03 nm. Also, the insertion of Al_2O_3 ILs between ZrO_2 and InGaAs improves the I_{ON}/I_{OFF} ratio from $\sim 10^4$ to $\sim 10^6$, attributed to reduction in D_{it} . The hysteresis characteristics of the InGaAs TFET with ZrO_2




Fig. 5. (a) I_s - $(V_G - V_{\text{OFF}})$ characteristics and (b) hysteresis characteristics with double V_G sweep from 0 to 0.5 V. (c) S.S.- I_s characteristics and (d) $S.S_{\text{min}}$ -deposition cycle number of Al_2O_3 IL relationship. (e) $S.S_{\text{min}}$ -CET relationship of $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ TFET with 1.9-nm- $\text{ZrO}_2/(0-5)$ -cycle- Al_2O_3 IL ($V_{\text{OFF}} = 0 \text{ V}$ at $I_s = 10 \text{ pA}/\mu\text{m}$).

(1.9 nm)/ Al_2O_3 (two cycle) are examined by sweeping V_G between 0 and 0.5 V in forward and backward ways. The result is shown in Fig. 5(b). The amount of hysteresis at I_s of $10^{-9} \text{ A}/\mu\text{m}$ is as small as 3 mV.

Fig. 5(c) shows the S.S.- I_s characteristics of the InGaAs TFET with $\text{ZrO}_2/\text{Al}_2\text{O}_3$ ILs. Here, I_s is used to extract S.S. The minimum subthreshold swing ($S.S_{\text{min}}$) of 55–57 mV/dec are achieved for the InGaAs TFET using $\text{ZrO}_2/\text{Al}_2\text{O}_3$ ILs with (1–1.17)-nm-thick CET, while the 1.03-nm-thick CET InGaAs TFET without Al_2O_3 ILs exhibits $S.S_{\text{min}}$ of 84 mV/dec. Fig. 5(d) shows $S.S_{\text{min}}$ as a function of IL Al_2O_3 cycle. It is found that the (1–5)-cycle Al_2O_3 ILs are sufficient to improve the S.S. of the planar-type InGaAs TFETs with the Zn-diffused sources. The reduction in D_{it} in the InGaAs channel region can improve the sensitivity of the surface potential modulation in the channel region to V_G . Therefore, we can conclude that not only thin CET but also low D_{it} is strongly required for achieving steep S.S. characteristics and high I_{ON} of TFETs. Fig. 5(e) shows the relationship between $S.S_{\text{min}}$ and CET of the $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ TFET with 1.9-nm- $\text{ZrO}_2/(0-5)$ -cycle- Al_2O_3 ILs. It is found that S.S. of the InGaAs TFETs monotonically decreases with a decrease in CET under sufficiently low D_{it} .




Fig. 6. Schematic of $\text{In}_x\text{Ga}_{1-x}\text{As}$ QW TFET with 35-cycle- $\text{ZrO}_2/2$ -cycle- Al_2O_3 gate-stack. High-In-content InGaAs enhances the BTB tunneling current.

In order to further improve the performance of planar-type InGaAs TFETs, the gate-stack of W/ZrO_2 (1.9 nm)/ Al_2O_3 (two cycle), which satisfies thin CET and low D_{it} simultaneously, is applied to $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}/\text{high-In-content In}_x\text{Ga}_{1-x}\text{As}$ ($x > 0.53$)/ $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ QW ($\text{In}_x\text{Ga}_{1-x}\text{As}$ QW) TFETs. Fig. 6 shows the schematic structure. This structure allows us to enhance the BTB tunneling current of planar-type TFETs by the smaller bandgap of high-In-content $\text{In}_x\text{Ga}_{1-x}\text{As}$ in QW located near the MOS interface and to suppress the junction leakage current induced by Shockley–Read–Hall generation/recombination process thanks to the barrier layer of low-In-content $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ [14].

Meanwhile, the steep Zn profile in InGaAs realized by Zn diffusion from SOG is a key for the superior performance of planar-type InGaAs TFETs [11]. While the steepness of the Zn profiles has been confirmed for $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ [11], the In content dependence has not been studied yet. Thus, the Zn profile in $\text{In}_x\text{Ga}_{1-x}\text{As}$ with different In contents (x) is evaluated by using a secondary ion mass spectrometry (SIMS) analysis. Here, $\text{In}_x\text{Ga}_{1-x}\text{As}$ with the In contents of 0.53, 0.6, 0.7, 0.8, and 0.9 on InP, and bulk InAs are used. Since the surface morphology of InAs grown on InP was quite poor, bulk InAs is used for the present experiments. In order to avoid the underestimation in steepness of the Zn profiles in InGaAs attributed to the atom mixing effect during the SIMS analysis, the Zn profile in InGaAs is analyzed at an extremely low energy of 0.5 keV using Cs^+ ions. But this SIMS analysis with low Cs^+ ions energy limits the measurable depth to around 100 nm. Therefore, it should be noted that Zn diffusion from SOG is performed at 450 °C for 60 s in $\text{In}_x\text{Ga}_{1-x}\text{As}$ with different x to form sufficiently thinner Zn diffusion depth than 100 nm for the accurate SIMS analysis in this experiment, while Zn is diffused at 500 °C for TFET fabrication. Fig. 7(a) shows the Zn diffusion profiles in $\text{In}_x\text{Ga}_{1-x}\text{As}$ with different x . It is shown that the Zn diffusion depth becomes thicker with higher x . In $x > 0.8$, the Zn doping concentration decreases with an increase in x . Here, the steepness of the Zn profile is defined in a Zn concentration range from $1 \times 10^{18} \text{ cm}^{-3}$ to $9 \times 10^{18} \text{ cm}^{-3}$. Fig. 7(b) shows the steepness of the Zn profile as a function of x . The steepness of the Zn profile in $\text{In}_x\text{Ga}_{1-x}\text{As}$ with x of 0.53–0.7 exhibits around 4 nm/dec, which is similar to the reported values [11], [13]. However, the steepness of the Zn profile starts to be degraded from the In content of 0.8.

The mechanism of Zn diffusion in InGaAs is well explained by the interstitial–substitutional model [25]–[28]. According




Fig. 7. (a) Zn profiles and (b) Zn concentration steepness in $\text{In}_x\text{Ga}_{1-x}\text{As}$ with different In contents (x).




Fig. 8. (a) XRD spectra of 100-nm-thick $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ (blue) and 2.8-nm-thick $\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$ QW (red) and (b) PL spectra of 2.8-nm-thick $\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$ QW. Estimated bandgap by is 0.7 eV.

to this model, the Zn diffusion coefficient in $\text{In}_x\text{Ga}_{1-x}\text{As}$ is proportional to the concentration of singly ionized Zn^+ ion or the square of doubly-ionized Zn^{2+} ion concentration under the extrinsic conditions ($[\text{Zn}] \gg n_i$) [26]. In general, the doping profile becomes steeper when the diffusion coefficient is proportional to the term with the higher-order dependence of doping concentration [11]. It has been reported that the Zn diffusion coefficient in GaAs and $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ is proportional to the square of Zn concentration [25]–[28], while that in InAs is proportional to the Zn concentration [28]. As a result, the Zn profile in $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ is steeper than that in InAs. These previous results are consistent with the present experimental finding that an increase in the In content causes degradation in steepness of the Zn profile in InGaAs, shown in Fig. 8(a) and (b).

Based on the present experiments of the In content dependence of the steepness, $\text{In}_x\text{Ga}_{1-x}\text{As}$ with the In content of around 0.7 is used as a QW layer to avoid the degradation in steepness of the Zn profile. The thickness of QW is designed with 3 nm to suppress the defects generation [14]. An $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ /high-In-content $\text{In}_x\text{Ga}_{1-x}\text{As}$ ($x > 0.53$)/ $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ QW is grown by MOVPE. X-ray diffraction (XRD) is used for evaluating the In content and well thickness of $\text{In}_x\text{Ga}_{1-x}\text{As}$ QW. The XRD result indicates that the In content (x) and the well thickness of $\text{In}_x\text{Ga}_{1-x}\text{As}$ QW is 0.75 and 2.8 nm, respectively, as shown in Fig. 8(a). The effective bandgap of 2.8-nm-thick $\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$ estimated by the photoluminescence spectra at a low exciting laser power is estimated to be 0.7 eV, as shown in Fig. 8(b).

Fig. 9(a)–(c) shows the transfer characteristics, the I_S -S.S. characteristics and the I_S - V_D characteristics of a 2.8-nm-thick $\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$ QW TFET with the gate-stack of the W/1.9-nm ZrO_2 /2-cycle Al_2O_3 IL. The channel length




Fig. 9. (a) Transfer characteristics of the $\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$ QW TFET with 35-cycle- ZrO_2 /2-cycle- Al_2O_3 . (b) S.S.- I_S characteristics of $\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$ QW TFET with 35-cycle- ZrO_2 /2-cycle- Al_2O_3 . (c) I_S - V_D characteristics of $\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$ QW TFET and $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ TFET (V_{OFF} at $I_S = 10$ pA/μm).

TABLE I

BENCHMARK OF CET, S.S._{min}, I_{ON} , AND I_{SUB-60} RANGE FOR PLANAR-TYPE InGaAs TFET

Channel Material (Gate stack)	CET [nm]	S.S. _{min} [mV/dec]	I_{ON} [A/μm] ($V_G - V_{off} = 0.5$, $V_D = 0.2$ V, $I_{off} = 10$ pA/μm)	I_{sub-60} range [A/μm] $V_D = 0.2$ V
$\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ [11] (Al_2O_3)	1.4 (EOT)	64	$\sim 6 \times 10^{-7}$	N/A
$\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$ [12] ($\text{Al}_2\text{O}_3/\text{HfO}_2$)	1.5	60	$\sim 6 \times 10^{-7}$	N/A
$\text{In}_{0.67}\text{Ga}_{0.33}\text{As}$ [14] (Al_2O_3)	2.4	62	4.8×10^{-7} ($V_D = 0.15$ V)	N/A
$\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ [15] ($\text{Al}_2\text{O}_3/\text{HfO}_2$)	1.3	54	$\sim 8 \times 10^{-7}$	$2.5 \times 10^{-11} \sim 7.5 \times 10^{-10}$
$\text{In}_{0.67}\text{Ga}_{0.33}\text{As}$ [16] ($\text{Al}_2\text{O}_3/\text{HfO}_2$)	1.4	54	7×10^{-7}	$1.9 \times 10^{-11} \sim 6.7 \times 10^{-10}$
$\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ ($\text{Al}_2\text{O}_3/\text{ZrO}_2$)	1	55	8.8×10^{-7}	$4 \times 10^{-11} \sim 9.5 \times 10^{-10}$
$\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$ ($\text{Al}_2\text{O}_3/\text{ZrO}_2$) This work	1.1	50	1.2×10^{-6}	$1.3 \times 10^{-11} \sim 1.1 \times 10^{-9}$

(L_{ch}) and width (W) of the QW is 40 and 90 μm, respectively. The $\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$ QW TFET shows the improved transfer characteristics by the enhanced tunneling efficiency in the $\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$ QW layer, in comparison with the $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ bulk TFET. Here, S.S._{min} of 50 mV/dec and sub-60 mV/dec S.S. over around two decades of I_S are achieved by combing the optimized $\text{ZrO}_2/\text{Al}_2\text{O}_3$ gate-stack (1.1-nm-thick CET and low D_{it} of $\sim 3 \times 10^{12} \text{eV}^{-1} \text{cm}^{-2}$) with the 2.8-nm-thick $\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$ QW structure. Also, the present $\text{In}_{0.75}\text{Ga}_{0.25}\text{As}$ QW TFET provides higher I_{ON} of 1.2 μA/μm at $V_G - V_{th} = 0.5$ V, $V_D = 0.2$ V, and $I_{OFF} = 10$ pA/μm than that of the $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ bulk TFET, as shown in Fig. 9(a) and (c).

Table I shows the benchmark of CET, S.S._{min}, I_{ON} , I_{sub-60} range which is defined as the current range with S.S. less than 60 mV/dec among the reported planar-type InGaAs

TFETs [11]–[16]. Thin CET is effective in reducing $S.S_{\min}$ of the InGaAs TFETs. It is found that $S.S_{\min}$ of 50mV/dec for the present 2.8-nm-thick In_{0.75}Ga_{0.25}As QW TFET is the record-low value among the reported InGaAs TFETs, thanks to the combination of the gate-stack engineering using ZrO₂ and the high-In-content In_xGa_{1-x}As QW.

IV. CONCLUSION

We have improved the performance of planar-type InGaAs TFETs by using gate-stack engineering using ZrO₂/Al₂O₃ ILs. The planar-type InGaAs TFETs with CET of 1–1.2 nm and D_{it} of around $3\text{--}5 \times 10^{12} \text{ eV}^{-1}\text{cm}^{-2}$ exhibit $S.S_{\min}$ of 55–57 mV/dec at $V_D = 0.2 \text{ V}$. Furthermore, the 2.8-nm-thick In_{0.75}Ga_{0.25}As QW TFET with CET of 1.1-nm have yielded $S.S_{\min}$ of 50 mV/dec at $V_D = 0.2 \text{ V}$ and I_{ON} of 1.2 $\mu\text{A}/\mu\text{m}$ at $V_G - V_{th} = 0.5 \text{ V}$, $V_D = 0.2 \text{ V}$, and $I_{OFF} = 10 \text{ pA}/\mu\text{m}$.

ACKNOWLEDGMENT

The authors would like to thank Dr. M. Yokoyama and Dr. T. Yamamoto from Sumitomo Chemical Corporation for their collaborations.

REFERENCES

- [1] A. C. Seabaugh and Q. Zhang, “Low-voltage tunnel transistors for beyond CMOS logic,” *Proc. IEEE*, vol. 98, no. 12, pp. 2095–2110, Dec. 2010. doi: [10.1109/JPROC.2010.2070470](https://doi.org/10.1109/JPROC.2010.2070470).
- [2] A. M. Ionescu and H. Riel, “Tunnel field-effect transistors as energy-efficient electronic switches,” *Nature*, vol. 479, pp. 329–337, Nov. 2011. doi: [10.1038/nature10679](https://doi.org/10.1038/nature10679).
- [3] R. Gandhi, Z. Chen, N. Singh, K. Banerjee, and S. Lee, “CMOS-compatible vertical-silicon-nanowire gate-all-around p-type tunneling FETs with $\leq 50\text{-mV/decade}$ subthreshold swing,” *IEEE Electron Device Lett.*, vol. 32, no. 11, pp. 1504–1506, Nov. 2011. doi: [10.1109/LED.2011.2165331](https://doi.org/10.1109/LED.2011.2165331).
- [4] L. Knoll *et al.*, “Inverters with strained Si nanowire complementary tunnel field-effect transistors,” *IEEE Electron Device Lett.*, vol. 34, no. 6, pp. 813–815, Jun. 2013. doi: [10.1109/LED.2013.2258652](https://doi.org/10.1109/LED.2013.2258652).
- [5] H. Lu and A. Seabaugh, “Tunnel field-effect transistors: State-of-the-art,” *J. Electron Device Soc.*, vol. 2, no. 4, pp. 44–49, Jul. 2014. doi: [10.1109/JEDS.2014.2326622](https://doi.org/10.1109/JEDS.2014.2326622).
- [6] E. Memisevic, J. Svensson, E. Lind, and L.-E. Wernersson, “InAs/InGaAsSb/GaSb nanowire tunnel field-effect transistors,” *IEEE Trans. Electron Devices*, vol. 64, no. 11, pp. 4746–4751, Nov. 2017. doi: [10.1109/TED.2017.2750763](https://doi.org/10.1109/TED.2017.2750763).
- [7] R. Pandey *et al.*, “Demonstration of p-type In_{0.7}Ga_{0.3}As/GaAs_{0.35}Sb_{0.65} and n-type GaAs_{0.4}Sb_{0.6}/In_{0.65}Ga_{0.35}As complementary heterojunction vertical tunnel FETs for ultra-low power logic,” in *Symp. VLSI Technol. Dig. Tech. Papers*, Jun. 2015, pp. T206–T207. doi: [10.1109/VLSIT.2015.7223676](https://doi.org/10.1109/VLSIT.2015.7223676).
- [8] D. Mohata *et al.*, “Barrier-engineered arsenide–antimonide heterojunction tunnel FETs with enhanced drive current,” *IEEE Electron Device Lett.*, vol. 33, no. 11, pp. 1568–1570, Nov. 2012. doi: [10.1109/LED.2012.2213333](https://doi.org/10.1109/LED.2012.2213333).
- [9] G. Dewey *et al.*, “Fabrication, characterization, and physics of III–V heterojunction tunneling field effect transistors (H-TFET) for steep subthreshold swing,” in *IEDM Tech. Dig.*, Dec. 2011, pp. 33.6.1–33.6.4. doi: [10.1109/IEDM.2011.6131666](https://doi.org/10.1109/IEDM.2011.6131666).
- [10] X. Zhao, A. Vardi, and J. A. del Alamo, “Sub-thermal subthreshold characteristics in top-down InGaAs/InAs heterojunction vertical nanowire tunnel FETs,” *IEEE Electron Device Lett.*, vol. 38, no. 7, pp. 855–858, Jul. 2017. doi: [10.1109/LED.2017.2702612](https://doi.org/10.1109/LED.2017.2702612).
- [11] M. Noguchi *et al.*, “High I_{on}/I_{off} and low subthreshold slope planar-type InGaAs tunnel field effect transistors with Zn-diffused source junctions,” *J. Appl. Phys.*, vol. 118, no. 4, Jul. 2015, Art. no. 045712. doi: [10.1063/1.4927265](https://doi.org/10.1063/1.4927265).
- [12] A. Alian *et al.*, “Record performance InGaAs homo-junction TFET with superior SS reliability over MOSFET,” in *IEDM Tech. Dig.*, Dec. 2015, pp. 31.7.1–31.7.4. doi: [10.1109/IEDM.2015.7409811](https://doi.org/10.1109/IEDM.2015.7409811).
- [13] D. H. Ahn, S. M. Ji, M. Takenaka, and S. Takagi, “Performance improvement of In_xGa_{1-x}As tunnel FETs with quantum well and EOT scaling,” in *Proc. IEEE Symp. VLSI Technol.*, Jun. 2016, pp. 1–2. doi: [10.1109/VLSIT.2016.7573443](https://doi.org/10.1109/VLSIT.2016.7573443).
- [14] D.-H. Ahn, S.-M. Ji, M. Takenaka, and S. Takagi, “Design and properties of planar-type tunnel FETs using In_{0.53}Ga_{0.47}As/In_xGa_{1-x}As/In_{0.53}Ga_{0.47}As quantum well,” *J. Appl. Phys.*, vol. 122, Oct. 2017, Art. no. 135704. doi: [10.1063/1.4992005](https://doi.org/10.1063/1.4992005).
- [15] A. Alian *et al.*, “InGaAs tunnel FET with sub-nanometer EOT and sub-60 mV/dec sub-threshold swing at room temperature,” *Appl. Phys. Lett.*, vol. 109, no. 24, Dec. 2016, Art. no. 243502. doi: [10.1063/1.4971830](https://doi.org/10.1063/1.4971830).
- [16] D.-H. Ahn, S.-H. Yoon, M. Takenaka, and S. Takagi, “Effects of HfO₂/Al₂O₃ gate stacks on electrical performance of planar In_xGa_{1-x}As tunneling field-effect transistors,” *Appl. Phys. Express*, vol. 10, no. 8, Jul. 2017, Art. no. 084201. doi: [10.7567/APEX.10.084201](https://doi.org/10.7567/APEX.10.084201).
- [17] N. Goel *et al.*, “Addressing the gate stack challenge for high mobility In_xGa_{1-x}As channels for NFETs,” in *IEDM Tech. Dig.*, Dec. 2008, pp. 1–4. doi: [10.1109/IEDM.2008.4796695](https://doi.org/10.1109/IEDM.2008.4796695).
- [18] J. Huang *et al.*, “InGaAs MOSFET performance and reliability improvement by simultaneous reduction of oxide and interface charge in ALD (La)AlO_x/ZrO₂ gate stack,” in *IEDM Tech. Dig.*, Dec. 2009, pp. 1–4. doi: [10.1109/IEDM.2009.5424357](https://doi.org/10.1109/IEDM.2009.5424357).
- [19] K. Kato *et al.*, “Stabilized formation of tetragonal ZrO₂ thin film with high permittivity,” *Thin Solid Films*, vol. 557, pp. 192–196, Apr. 2014. doi: [10.1016/j.tsf.2014.01.031](https://doi.org/10.1016/j.tsf.2014.01.031).
- [20] A. P. Huang, K. P. Chu, H. Yan, and M. K. Zhu, “Dielectric properties enhancement of ZrO₂ thin films induced by substrate biasing,” *J. Vac. Sci. Technol. B, Microelectron. Process. Phenom.*, vol. 23, no. 2, p. 566, Mar. 2005. doi: [10.1116/1.1885011](https://doi.org/10.1116/1.1885011).
- [21] R. Engel-Herbert, Y. Hwang, and S. Stemmer, “Comparison of methods to quantify interface trap densities at dielectric/III-V semiconductor interfaces,” *J. Appl. Phys.*, vol. 108, no. 12, Dec. 2010, Art. no. 124101. doi: [10.1063/1.3520431](https://doi.org/10.1063/1.3520431).
- [22] J. Robertson and L. Lin, “Bonding principles of passivation mechanism at III–V-oxide interfaces,” *Appl. Phys. Lett.*, vol. 99, no. 22, Nov. 2011, Art. no. 222906. doi: [10.1063/1.3665061](https://doi.org/10.1063/1.3665061).
- [23] R. Suzuki *et al.*, “1-nm-capacitance-equivalent-thickness HfO₂/Al₂O₃/InGaAs metal-oxide-semiconductor structure with low interface trap density and low gate leakage current density,” *Appl. Phys. Lett.*, vol. 100, no. 13, Mar. 2012, Art. no. 132906. doi: [10.1063/1.3698095](https://doi.org/10.1063/1.3698095).
- [24] S. Monaghan *et al.*, “Electrical analysis of three-stage passivated In_{0.53}Ga_{0.47}As capacitors with varying HfO₂ thicknesses and incorporating an Al₂O₃ interface control layer,” *J. Vac. Sci. Technol. B, Microelectron. Process. Phenom.*, vol. 29, no. 1, Jan. 2011, Art. no. 01A807-1. doi: [10.1116/1.3532826](https://doi.org/10.1116/1.3532826).
- [25] L. L. Chang and G. L. Pearson, “Diffusion mechanism of Zn in GaAs and GaP based on isoconcentration diffusion experiments,” *J. Appl. Phys.*, vol. 35, no. 6, pp. 1960–1965, Jul. 1964. doi: [10.1063/1.1713779](https://doi.org/10.1063/1.1713779).
- [26] Y. Yamamoto and H. Kanbe, “Zn diffusion in In_xGa_{1-x}As with ZnAs₂ source,” *Jpn. J. Appl. Phys.*, vol. 19, no. 1, pp. 121–128, Jan. 1980.
- [27] B. Tuck, “Mechanisms of atomic diffusion in the III–V semiconductors,” *J. Phys. D, Appl. Phys.*, vol. 18, no. 4, pp. 557–584, Apr. 1985.
- [28] H. Ye, L. Tang, and Q. Ni, “Identification of the dissociative and kick-out diffusion mechanisms of Zn diffusion in GaAs by photoluminescence analysis,” *Mater. Sci. Eng. B*, vol. 197, pp. 1–4, Jul. 2015. doi: [10.1016/j.mseb.2015.03.005](https://doi.org/10.1016/j.mseb.2015.03.005).